Difference between revisions of "ARM"
From SizeCoding
(8 intermediate revisions by 3 users not shown) | |||
Line 5: | Line 5: | ||
The ARM Processor is a RISC based architecture and comes in many flavors. | The ARM Processor is a RISC based architecture and comes in many flavors. | ||
− | + | *'''[[RISC OS on ARM based CPUs]]''' - Create your tiny intro on ARM hardware on RISC OS. | |
− | + | *'''[[Acorn Archimedes]]''' - Acorn Archimedes | |
+ | *'''[[Gameboy Advance]]''' - Gameboy Advance Sizecoding Information | ||
− | == | + | == Generic ARM sinus table generator == |
− | + | Here is a fairly generic ARM sinus table generator | |
− | + | <syntaxhighlight lang=""> | |
− | + | To be added | |
− | + | </syntaxhighlight> | |
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | To be added | ||
− | |||
− | |||
− |
Latest revision as of 13:12, 8 April 2024
Introduction
So here is a bit of help to get you started:
The ARM processor
The ARM Processor is a RISC based architecture and comes in many flavors.
- RISC OS on ARM based CPUs - Create your tiny intro on ARM hardware on RISC OS.
- Acorn Archimedes - Acorn Archimedes
- Gameboy Advance - Gameboy Advance Sizecoding Information
Generic ARM sinus table generator
Here is a fairly generic ARM sinus table generator
To be added